[opus] Optimization points

Diego Alejandro Parra Guzman daparrag at correo.udistrital.edu.co
Wed May 3 08:54:53 UTC 2017


dear jean

Thanks you for your answer actually I'm implementing a profile for the
architecture armv7e-m which is quite complex due that opus architecture is
not so simple and given that the tools provided  for that specific MCU
 does not allow good granularity, anyway thanks for your answer. and sorry
for the delay .

Best regards.

On Tue, Apr 18, 2017 at 11:50 PM, Jean-Marc Valin <jmvalin at jmvalin.ca>
wrote:

> Hi Diego,
>
> Really, the only way to know what to optimize is to run a profiler.
> Optimizing without profiling is a waste of time and is often harmful.
>
> Cheers,
>
>         Jean-Marc
>
> On 18/04/17 04:12 AM, Diego Alejandro Parra Guzman wrote:
> > Dear all,
> >
> > Currently I'm working in and optimization of opus for an
> > arm-architecture *"armv7e-m"* I've involved in the general
> > opus documentation as well in the architecture, however opus Is  so big
> > and difficult to discover specific optimization points,  I want to know
> > if you could give me a general view about of the principal points that I
> > have to consider in order to optimize it for that specific architecture,
> > specifically in which files I have to work.
> >
> > Thanks for you support
> > Best regards
> >
> > --
> > Diego Alejandro Parra Guzmán
> > Estudiante de ingeniería electrónica
> > Universidad distrital FJC
> >
> >
> > _______________________________________________
> > opus mailing list
> > opus at xiph.org
> > http://lists.xiph.org/mailman/listinfo/opus
> >
>



-- 
Diego Alejandro Parra Guzmán
Estudiante de ingeniería electrónica
Universidad distrital FJC
-------------- next part --------------
An HTML attachment was scrubbed...
URL: <http://lists.xiph.org/pipermail/opus/attachments/20170503/896676ce/attachment.html>


More information about the opus mailing list