On Wed, May 31, 2006 at 04:26:50PM -0300, Felipe Portavales Goldstein wrote: > YEAAAAAAAAHHHHH > > IDCT_SLOW VHDL model is working > but I neet optimize it to consume less FPGA resources like multiplyers. > > i will send to svn this night SWEET!!! This runs in ghdl? -r