[theora-dev] FPGA encode stages flow diagram

digital design developer.fpga at gmail.com
Tue Mar 22 10:42:59 PDT 2011

Good day!
I create diagram of encoder process. Using it i create implementation of
encoder in FPGA (Xilinx/Altera). Please critique it. Is there missing
Here is blog http://developer-fpga.blogspot.com/
Here is picture of encoding stage 1
Here is picture of encoding stage 2
-------------- next part --------------
An HTML attachment was scrubbed...
URL: http://lists.xiph.org/pipermail/theora-dev/attachments/20110322/188f7542/attachment.htm 

More information about the theora-dev mailing list